<?xml version="1.0" encoding="ISO-8859-1"?>

<rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:content="http://purl.org/rss/1.0/modules/content/">
	<channel>
		<title>Altera Forums</title>
		<link>http://www.alteraforum.com/forum/</link>
		<description><![CDATA[Altera's discussion forum for Altera, FPGA Forum, CPLD Forum, Programmable Logic, Quartus License, FPGA, CPLD Troubleshoot, Structured Asic, Field Programmable Gate Array]]></description>
		<language>en</language>
		<lastBuildDate>Mon, 21 May 2012 05:20:10 GMT</lastBuildDate>
		<generator>vBulletin</generator>
		<ttl>60</ttl>
		<image>
			<url>http://www.alteraforum.com/forum//proweb/misc/rss.jpg</url>
			<title>Altera Forums</title>
			<link>http://www.alteraforum.com/forum/</link>
		</image>
		<item>
			<title>CAM the hard way or how to compare against thousands of bits?</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35914&amp;goto=newpost</link>
			<pubDate>Mon, 21 May 2012 02:55:32 GMT</pubDate>
			<description><![CDATA[Guys, 
 
I don't have a lot of experience with FPGAs and so I turn to you my friends for an advice. The circuit I am aiming to create is relative...]]></description>
			<content:encoded><![CDATA[<div>Guys,<br />
<br />
I don't have a lot of experience with FPGAs and so I turn to you my friends for an advice. The circuit I am aiming to create is relative simple, but I am not sure about what is the right way to do it.<br />
<br />
The module should get data off of the Avalon-MM FIFO, 32-bit wide. Let's think in software terms and call those 32-bits an unsigned integer. That integer must be compared against a pre-configured list of numbers, approx. 5000 of them (5K * 32 bits = 19.53125 kilobytes). The output should be two things:<br />
<br />
 1) A signal that is positive if there was a match, or negative otherwise.<br />
 2) If the output is positive, the offset of the matching register (i.e. register address) should be stored in [31:0] register value.<br />
<br />
(of course there will also be a simple reset logic)<br />
 <br />
I am thinking to use on-chip memory as 19KByte doesn't seem like a big deal, and create a module where a number of 32-bit registers will be a parameter. Those registers will be exported to a on-chip CPU, where software would write some data into it (HAL + uCOS).<br />
<br />
Does this sound as a good idea thus far? Now, I can think about two ways to go from here to compare that number against value in registers:<br />
<br />
Way #1, something like:<br />
<br />
[code]<br />
for (i = 0; i &lt; MAX_REGS_PARAMETER; ++i)<br />
begin<br />
  if (input_data[31:0] == reg[31 + (i * ...):(i * ...)])<br />
    output_signal &lt;= 1'b1;<br />
end<br />
[code]<br />
<br />
...<br />
<br />
Way #2, generated combinatorial:<br />
<br />
[code]<br />
 assign output_signal = (input_data[31:0] == reg1[31:0]) || (input_data[31:0] == reg2[31:00]) ....<br />
[code]<br />
<br />
I am not sure about how that code will synthesize and how big of a delay this comparison will introduce. Will that comparison take long and does it make sense to pipeline or no?<br />
<br />
Which way do you think is better and why? Or is there any other way to do a thing like that? How would you do it? Your help is very much appreciated.<br />
<br />
Thank you very much,<br />
V.</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=4">FPGA, Hardcopy, and CPLD Discussion</category>
			<dc:creator>Yocto</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35914</guid>
		</item>
		<item>
			<title>Discount Golf Callaway 3 online sale</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35913&amp;goto=newpost</link>
			<pubDate>Mon, 21 May 2012 02:52:00 GMT</pubDate>
			<description>In that posture, with a ragged town mozo holding his horse by the bridle, he rode triumphantly across the Plaza to the door of the Intendencia. Its...</description>
			<content:encoded><![CDATA[<div>In that posture, with a ragged town mozo holding his horse by the bridle, he rode triumphantly across the Plaza to the door of the Intendencia. Its old gloomy walls seemed to shake in the acclamations that rent the air and covered the crashing peals of the cathedral bells. Pedro Montero, the brother of the general,bestbuyblog.org/for-sale-green-coffee-table-prestigious-china-old-wood-coffee-t-p-9982.html:bestbuyblog.org/for-sale-green-coffee-table-prestigious-china-old-wood-coffee-t-p-9982.html]For Sale Green Coffee Table Prestigious, dismounted into a shouting and perspiring throng of enthusiasts whom the ragged Nationals were pushing back fiercely. Ascending a few steps he surveyed the large crowd gaping at him. and the bullet-speckled walls of the houses opposite lightly veiled by a sunny haze of dust. The word &quot;PORVENIR&quot; in immense black capitals, alternating with broken windows, stared at him across the vast space; and he thought with delight of the hour of vengeance, because he was very sure of laying his hands upon Decoud. On his left hand,bestbuyblog.org/shop-e1027-table-first-clearance-gloss-black-dining-table-after-p-9375.html:bestbuyblog.org/shop-e1027-table-first-clearance-gloss-black-dining-table-after-p-9375.html]Shop E1027 Table First, Gamacho, big and hot, wiping his hairy wet face,bestbuyblog.org/sale-brass-and-glass-table-high-china-glass-dining-table-sydney-p-10099.html:bestbuyblog.org/sale-brass-and-glass-table-high-china-glass-dining-table-sydney-p-10099.html]Sale Brass And Glass Table High, uncovered a set of yellow fangs in a grin of stupid hilarity. On his right, Senor Fuentes, small and lean,bestbuyblog.org/clearance-discount-glass-coffee-tables-details-for-cheap-end-ta-p-9728.html:bestbuyblog.org/clearance-discount-glass-coffee-tables-details-for-cheap-end-ta-p-9728.html]Clearance Discount Glass Coffee Tables Details, looked on with compressed lips. The crowd stared literally open-mouthed,bestbuyblog.org/cheap-discount-coffee-table-books-famous-for-cheap-small-kitche-p-9624.html:bestbuyblog.org/cheap-discount-coffee-table-books-famous-for-cheap-small-kitche-p-9624.html]Cheap Discount Coffee Table Books Famous, lost in eager stillness, as though they had expected the great guerrillero, the famous Pedrito,bestbuyblog.org/china-discounted-kitchen-tables-larger-shop-lounge-tables-moder-p-9465.html:bestbuyblog.org/china-discounted-kitchen-tables-larger-shop-lounge-tables-moder-p-9465.html]China Discounted Kitchen Tables Larger, to begin scattering at once some sort of visible largesse. What he began was a speech. He began it with the shouted word &quot;Citizens!&quot; which reached even those in the middle of the Plaza.VIEW:      letrench.com/forums/showthread.php?p=150568#post150568:letrench.com/forums/showthread.php?p=150568#post150568]80     forum.proactiveacnesolution.org/index.php?topic=32384.msg40481#msg40481:forum.proa  ctiveacnesolution.org/index.php?topic=32384.msg40481#msg40481]Outlet Masters Golf 3 online sale     kuyoux.com/bbs/forumdisplay.php?fid=43:kuyoux.com/bbs/forumdisplay.php?fid=43]Clearance Spring 2011 Christian Louboutin Shoes 3 online sale</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=31">Development Kit Related</category>
			<dc:creator>Shoesgo22la</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35913</guid>
		</item>
		<item>
			<title>Getting Started With Quartus II Software - Not responding</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35911&amp;goto=newpost</link>
			<pubDate>Mon, 21 May 2012 02:13:39 GMT</pubDate>
			<description><![CDATA[Hi all, new to this forum. 
 
I'm running Quartus II Web Edition 11.1 SP2 on Ubuntu 12.04. When launched it displays the "Getting Started With...]]></description>
			<content:encoded><![CDATA[<div>Hi all, new to this forum.<br />
<br />
I'm running Quartus II Web Edition 11.1 SP2 on Ubuntu 12.04. When launched it displays the &quot;Getting Started With Quartus II Software&quot; splash/dialog screen. It does not allow me to select any of the elements e.g. buttons, previous opened projects, hyper links and close button by using either the left mouse button or enter key.<br />
<br />
I previously had installed 11.1 SP1 and Ubuntu 11.10, and Quartus behaved OK.<br />
<br />
Any suggestions welcome.<br />
<br />
Jim</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=7">Quartus II and EDA Tools Discussion</category>
			<dc:creator>jb777</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35911</guid>
		</item>
		<item>
			<title>Vacheron Constantin Malte Watch Cheapest Buy Oakle</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35910&amp;goto=newpost</link>
			<pubDate>Mon, 21 May 2012 01:20:30 GMT</pubDate>
			<description>em each true beat with the...</description>
			<content:encoded><![CDATA[<div>em each true beat with the skill,winterbuy.org/shop-pharrell-louis-vuitton-sunglasses-an-buy-oakley-sunglasses-p-13139.html:winterbuy.org/shop-pharrell-louis-vuitton-sunglasses-an-buy-oakley-sunglasses-p-13139.html]Buy Oakley Sunglasses Corporate Office Delicate, so previous of 3 people's fighting in fact can not be regarded as performance.And I with loose origin the combat of the positive He is different, they in fact should are regarded as a true dozen.Gold coin just of the death is true death,winterbuy.org/for-cheap-price-of-oakley-sunglasses-ladies-imitation-carrera-s-p-13083.html:winterbuy.org/for-cheap-price-of-oakley-sunglasses-ladies-imitation-carrera-s-p-13083.html]Discount Juicy Couture 515 Sunglasses Smallest, fume in August is also really hang.Chi fire Long Ji's arriving is to don't die, however drive the card is in the wall, she now also with dead about.Hang certainly of this severals don't feel sad to own failure, because I promised them to turn head the death loss that will compensate them.However, although death loss can a few moods being submitted an expense accounted by the guild,hang will never be good, it is true to after all beat to lose,winterbuy.org/cheap-cristian-dior-sunglasses-signature-counterfeits-burberry-p-12377.html:winterbuy.org/cheap-cristian-dior-sunglasses-signature-counterfeits-burberry-p-12377.html]Replica Roberto Cavalli Sunglasses RC 589S GERBERA 01B J Prestigious, don't say the problem of face, the list is the reward that I promise, they didn't get hold of to also enough make them be getting sader.    Although consume very much, at Chi fire after Long Ji beat remnants gram the benefit Si Di Nuo and really red still quickly flew toward the direction of cherry rain absolute being Chu place hurtle in the past,winterbuy.org/discount-giorgio-armani-garmani-854s-workmanship-for-cheap-ju-p-11626.html:winterbuy.org/discount-giorgio-armani-garmani-854s-workmanship-for-cheap-ju-p-11626.html]For Cheap Juicy Couture 521 Sunglasses Carrier, no matter how it is, said to live till the last but can get hold of me to of mysterious gift of.Three wars of these are six to all know that I ain't a stingy person, since I said to is a mysterious big gift, that will never be a general thing, so all of them were Mao feet to vigorously want to get hold of that reward.    Looking at suddenly blunt near gram of benefit Si Di Nuo and really red, underneath of Japanese player in succession feel deeply about this square last angel of oneself also be dooming.Although really hope to appear miracle, they also know, gram the benefit Si Di Nuo they and the mysterious angel that 3 burst upon in fact the real strenght is all just about, so they all very affirmative, now two to a, affirmation is a person, the little one party suffers a los.    However, when numerous Japanese players that are busy in assaulting think that cherry rain absolute being Chu wants to be unlucky,winterbuy.org/knockoffs-chloe-sunglasses-cl-2151-classic-counterfeits-montbla-p-12760.html:winterbuy.org/knockoffs-chloe-sunglasses-cl-2151-classic-counterfeits-montbla-p-12760.html]For Cheap Oakley Sunglasses Oakley Square Whisker OO4036  Large, the accident burst upon.    The previous cherry rain absolute being Chu polished off many monsters but draw the attention of the monsters, so now have a lot of monsters is making track for to kill her,winterbuy.org/counterfeits-police-style-sunglasses-there-knockoffs-oakley-cov-p-12238.html:winterbuy.org/counterfeits-police-style-sunglasses-there-knockoffs-oakley-cov-p-12238.html]Counterfeits Police Style Sunglasses There, really red and gram the benefit Si Di Nuo fly gram the benefit Si Di Nuo to O.K. order to the back of the neighborhood, really red hurtle because needing to be near to fight is direct to cherry rain absolute being Chu nearby, but when she prepares to polish off cherry rain absolute being Chu, flank of a monster but suddenly be like her to rush toward pass by.    Looking at and a metal monster roll into one regiment of really red, see Japanese player chin of this act almost drop down.&quot;This what circumstance?Ice frost rose alliance defends city a monster why attackstone really red?Aren't they a ?&quot;    In fact Japanese the player a head of fog water,winterbuy.org/replica-new-cartier-sunglasses-american-replica-roberto-cavalli-p-13079.html:winterbuy.org/replica-new-cartier-sunglasses-american-replica-roberto-cavalli-p-13079.html]Replica New Cartier Sunglasses American, cherry rain absolute being Chu is also puzzling.She originally saw really red and blunt come over also thought that she dies settle wear.Front of the monster make of she basically divides not to be from to resis&#30456;&#20851;&#30340;&#20027;&#39064;&#25991;&#31456;&#65306;      home.51.com/92004704/diary/item/10057680.html:home.51.com/92004704/diary/item/10057680.html]Classic Tag Heuer Watches 2012 Amazing Ladies Versace Wa</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=7">Quartus II and EDA Tools Discussion</category>
			<dc:creator>vuttion1x2</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35910</guid>
		</item>
		<item>
			<title><![CDATA[modelsim10.0 can't Loading bytestream_pli.dll]]></title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35909&amp;goto=newpost</link>
			<pubDate>Mon, 21 May 2012 00:58:20 GMT</pubDate>
			<description><![CDATA[# Loading ./..//submodules/bytestream_pli.dll 
# ** Error: (vsim-3193) Load of "./..//submodules/bytestream_pli.dll" failed: Bad DLL format. 
# **...]]></description>
			<content:encoded><![CDATA[<div># Loading ./..//submodules/bytestream_pli.dll<br />
# ** Error: (vsim-3193) Load of &quot;./..//submodules/bytestream_pli.dll&quot; failed: Bad DLL format.<br />
# ** Error: (vsim-PLI-3002) Failed to load PLI object file &quot;./..//submodules/bytestream_pli.dll&quot;.</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=2">General Altera Discussion</category>
			<dc:creator>jhljs</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35909</guid>
		</item>
		<item>
			<title>There any ready code for using the 5 Mega Pixel Digital Camera Package</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35908&amp;goto=newpost</link>
			<pubDate>Sun, 20 May 2012 21:51:40 GMT</pubDate>
			<description>I want to if exists any ready example code for use the camera function? 
thanks</description>
			<content:encoded><![CDATA[<div>I want to if exists any ready example code for use the camera function?<br />
thanks</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=2">General Altera Discussion</category>
			<dc:creator>cfronza</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35908</guid>
		</item>
		<item>
			<title>LOC Program for VHDL</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35907&amp;goto=newpost</link>
			<pubDate>Sun, 20 May 2012 21:47:10 GMT</pubDate>
			<description><![CDATA[Hey Guys. I've been asked to count the number of lines of code (LOC) for VHDL. I need to count the physicial lines of code, logical lines of code,...]]></description>
			<content:encoded><![CDATA[<div>Hey Guys. I've been asked to count the number of lines of code (LOC) for VHDL. I need to count the physicial lines of code, logical lines of code, and also the number of commented lines.<br />
<br />
Anyone have any ideas on an algorithm I can use for this?</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=4">FPGA, Hardcopy, and CPLD Discussion</category>
			<dc:creator>koko</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35907</guid>
		</item>
		<item>
			<title>DE0 or DE0-Nano for image processing study</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35906&amp;goto=newpost</link>
			<pubDate>Sun, 20 May 2012 19:58:49 GMT</pubDate>
			<description><![CDATA[Hello, I am an undergraduate student in Computer Engineering and I'm in need of a little advice.  
 
I'm starting to learn about image processing...]]></description>
			<content:encoded><![CDATA[<div>Hello, I am an undergraduate student in Computer Engineering and I'm in need of a little advice. <br />
<br />
I'm starting to learn about image processing because in the future I would like to create a device with some machine vision capabilities (edge detection, etc) as a senior design project; however, for now I'm looking for an FPGA I can use over the summer to tinker with and learn about creating and sending images to a monitor in the first place. I've narrowed down my prospects to either the DE0 or DE0-nano. That the DE0 has a vga port already on it would have made the choice obvious, but I found a site where someone was able to make a very simple vga breakout board for the Nano; that coupled with its Cyclone IV and that its all around more powerful has put me on the fence. <br />
<br />
For what I'm doing, the end goal being to learn what I can about elementary image processing, should I buy a DE0 or DE0-Nano? Money is not factor.<br />
<br />
Thanks :)</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=2">General Altera Discussion</category>
			<dc:creator>OctalByte</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35906</guid>
		</item>
		<item>
			<title>SIGSEGV in ModelSim 10.0c</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35905&amp;goto=newpost</link>
			<pubDate>Sun, 20 May 2012 18:51:59 GMT</pubDate>
			<description>I get the following error doing RTL simulation in ModelSim 
 
---Quote--- 
# Loading work.ple(a) 
# ** Fatal: (SIGSEGV) Bad handle or reference. 
#  ...</description>
			<content:encoded><![CDATA[<div>I get the following error doing RTL simulation in ModelSim<br />
<div style="margin:20px; margin-top:5px; ">
	<div class="smallfont" style="margin-bottom:2px">Quote:</div>
	<table cellpadding="6" cellspacing="0" border="0" width="100%">
	<tr>
		<td class="alt2">
			<hr />
			
				# Loading work.ple(a)<br />
# ** Fatal: (SIGSEGV) Bad handle or reference.<br />
#    Time: 0 ps  Iteration: 0  Process: /iddreaderbinning_vhd_tst/i1/line__195 File: C:/qdesigns/c-cam/cameras/sensor/cmosis/cmvremap/cmvremapbinning/iddreaderbinning/iddreaderbinning.vhd<br />
# FATAL ERROR while loading design<br />
# Error loading design
			
			<hr />
		</td>
	</tr>
	</table>
</div>The offending line is in bold:<br />
<div style="margin:20px; margin-top:5px">
	<div class="smallfont" style="margin-bottom:2px">Code:</div>
	<hr /><code style="margin:0px" dir="ltr" style="text-align:left">begin<br />
<br />
&nbsp; &nbsp; &nbsp; &nbsp; process(Clk, Reset) is<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if Reset = '1' then<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; oddline &lt;= '0';<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Q&nbsp; &nbsp; &nbsp; &nbsp; &lt;= (others =&gt; '0') ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; muxsel &lt;= 0 ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; elsif rising_edge(Clk) then<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (StartOfFrame = '1') or (EndOfLine = '1') then<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; oddline &lt;= (not StartOfFrame) and (not oddline) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if (pl_Ena(0) = '1') then<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; Q &lt;= subvector( std_logic_vector(<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;  to_unsigned( <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ( to_integer( unsigned( subvector(ramreader_Q , WIDTH_D * 1 - 1 , WIDTH_D * 0 ))) <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; + to_integer( unsigned( subvector(ramreader_Q , WIDTH_D * 2 - 1 , WIDTH_D * 1 ))))<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; +&nbsp; &nbsp; &nbsp; &nbsp; ( to_integer( unsigned( subvector(ramreader_Q , WIDTH_D * 3 - 1 , WIDTH_D * 2 ))) <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; + to_integer( unsigned( subvector(ramreader_Q , WIDTH_D * 4 - 1 , WIDTH_D * 3 )))) , <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH_D + 2)) , <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; WIDTH_D + 2 - 1 , WIDTH_D - WIDTH_Q + 2 ) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; muxsel &lt;= to_integer( unsigned( subvector( ramreader_A , ADDRESS_WIDTH , ADDRESS_WIDTH - 1 ))) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end process ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; <b>process(EndOfLine , oddline , YHeight , D , rowcounter_Q , ramreader_A , muxeven_Q , muxodd_Q , ramreader_EoP , ramreader_RdAvail , pl_WrFree)</b><br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; variable rowcounterqslv : std_logic_vector(WIDTH_ROWCOUNT - 1 downto 0) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; begin<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ramreaderstartp &lt;= EndOfLine and oddline;<br />
&nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rowcountermax &lt;= to_integer( unsigned( YHeight)) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; muxevend &lt;= subset_stdlogic_2D( D , 3 , 0 ) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; muxoddd&nbsp; &lt;= subset_stdlogic_2D( D , 7 , 4 ) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rowcounterqslv := std_logic_vector( to_unsigned( rowcounter_Q ,&nbsp; WIDTH_ROWCOUNT )) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; A &lt;= combine_slv( rowcounterqslv(0) , subvector(ramreader_A , ADDRESS_WIDTH - 2&nbsp; , 0)) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; <br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ramreaderdata &lt;= combine_slv( muxodd_Q , muxeven_Q ) ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; rowcountercnten &lt;= ramreader_EoP and ramreader_RdAvail and pl_WrFree ;<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end process;<br />
<br />
<br />
&nbsp; &nbsp; &nbsp; &nbsp; rowcounter : upcounter<br />
&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; generic map(</code><hr />
</div>Any suggestions ?</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=7">Quartus II and EDA Tools Discussion</category>
			<dc:creator>josyb</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35905</guid>
		</item>
		<item>
			<title>Using FPGA code in mobile phones to speed up processors</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35904&amp;goto=newpost</link>
			<pubDate>Sun, 20 May 2012 15:01:35 GMT</pubDate>
			<description><![CDATA[How can one use FPGA code in mobile phones to speed up processors? 
I have a iphone & android HTC but they are very slow in processing therefore if...]]></description>
			<content:encoded><![CDATA[<div>How can one use FPGA code in mobile phones to speed up processors?<br />
I have a iphone &amp; android HTC but they are very slow in processing therefore if there is an app to increase or by pass the processor normal memory usage it would really make life easier? Any help appreciated?</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=2">General Altera Discussion</category>
			<dc:creator>dude434</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35904</guid>
		</item>
		<item>
			<title>TSE with SGDMA Busy problem</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35903&amp;goto=newpost</link>
			<pubDate>Sun, 20 May 2012 14:42:20 GMT</pubDate>
			<description><![CDATA[I have a system with 2 CPUs. I have a working system where I have connected up a TSE to 2 seperate SGDMAs (Rx & Tx) and 2 seperate memories (Rx & Tx)...]]></description>
			<content:encoded><![CDATA[<div>I have a system with 2 CPUs. I have a working system where I have connected up a TSE to 2 seperate SGDMAs (Rx &amp; Tx) and 2 seperate memories (Rx &amp; Tx) which is controlled by the first CPU. <br />
 <br />
We needed to modify the system such the 2nd CPU now controls the system system. All I did is I changed the connections of the first CPU to the memories, SGDMAs and TSE and replaced them with the 2nd CPU. When we tried to trasnfer data via a loopback (as we had successfully done in the first system) all the data appears to have been sent, received and actually copied correctly to the Rx memory. The problem is that the SGDAM busy bit is not clearing.<br />
 <br />
Can anyone help me and give some direction of where to look ? The software engineer that I am working with has told me he is using exactly the same code as he used for the first system and he thinks has made the appropriate changes to the initialization code.</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=44">General Discussion Forum</category>
			<dc:creator>shmueld</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35903</guid>
		</item>
		<item>
			<title>Could Accelerometer on DE0 NANO can communicate in I2C</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35902&amp;goto=newpost</link>
			<pubDate>Sat, 19 May 2012 18:20:45 GMT</pubDate>
			<description>HI,I have a de0 nano,and i description the I2C in VHDL by myself.as http://wenku.baidu.com/view/4a4240eeb8f67c1cfad6b8b5.html it`s OK work on AT24C02...</description>
			<content:encoded><![CDATA[<div>HI,I have a de0 nano,and i description the I2C in VHDL by myself.as <a href="http://wenku.baidu.com/view/4a4240eeb8f67c1cfad6b8b5.html" target="_blank">http://wenku.baidu.com/view/4a4240ee...cfad6b8b5.html</a> it`s OK work on AT24C02<br />
.Now I like have a try on Accelerometer,but I want`t to communication with SPI,because I haven`t description SPI before,if the program is wrong i can`t sure is the SPI work abnormaly or set the Accelerometer in wrong.<br />
SO could you tell me,can I communication with the Accelerometer in I2C,on DE0 NANO? THANKS A LOT!:-P</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=31">Development Kit Related</category>
			<dc:creator>linww</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35902</guid>
		</item>
		<item>
			<title>assembly inline C for NIOS II</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35901&amp;goto=newpost</link>
			<pubDate>Sat, 19 May 2012 10:18:06 GMT</pubDate>
			<description><![CDATA[Hi all, 
 
I am new for NIOS II application develoment.  
And I need to embed a few lines of assembly  
in my C code. like: 
 
#include "system.h" 
...]]></description>
			<content:encoded><![CDATA[<div><font size="4">Hi all,<br />
<br />
I am new for NIOS II application develoment. <br />
And I need to embed a few lines of assembly <br />
in my C code. like:</font><br />
<br />
#include &quot;system.h&quot;<br />
<br />
void main()<br />
{<br />
     C code 1;<br />
     _asm_(&quot;assembly 1&quot;);<br />
     C code 2;<br />
     _asm_(&quot;assembly 2&quot;);<br />
     C code 3;<br />
} <br />
<br />
<font size="4"><font size="4"><br />
My question is if the Nios II SBT will automatically <br />
save the previous operation results (from registers <br />
or somewhere else) before execute the assembly. <br />
As we know it does when the system handle interrupt. <br />
But how about this sutiation? Thanks in advance if you can help.:)<br />
</font><br />
Jay</font></div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=44">General Discussion Forum</category>
			<dc:creator>zhoushanjinjie</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35901</guid>
		</item>
		<item>
			<title>Usermode</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35900&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 20:37:37 GMT</pubDate>
			<description>Can anyone please tell me the procedure for entering the usermode, in order to see the status of the CRC_ERROR pin in cycloneii EP2C35. 
  
Thank you...</description>
			<content:encoded><![CDATA[<div>Can anyone please tell me the procedure for entering the usermode, in order to see the status of the CRC_ERROR pin in cycloneii EP2C35.<br />
 <br />
Thank you in advance</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=2">General Altera Discussion</category>
			<dc:creator>ptangella42</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35900</guid>
		</item>
		<item>
			<title>Arria II GX and SDI-HSMC Daughter card</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35899&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 20:34:33 GMT</pubDate>
			<description>Can anyone point me in the right direction or give me some information about developing with the Arria II GX Development Kit and the SDI-HSMC...</description>
			<content:encoded><![CDATA[<div>Can anyone point me in the right direction or give me some information about developing with the Arria II GX Development Kit and the SDI-HSMC Daughter card? Every thing I see on the internet has the Stratix IV board using the SDI-HSMC daughter card and the DVI-HSMC daughter card with the Arria II board.<br />
<br />
Thanks,<br />
<br />
Taylor</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=31">Development Kit Related</category>
			<dc:creator>tsprinkle</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35899</guid>
		</item>
		<item>
			<title>Verilog Synthesis Q</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35898&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 20:29:10 GMT</pubDate>
			<description><![CDATA[Am bumping into a synthesis problem inside of an always construct.  Simplified code is 
 
reg true_or_false[0:9999]; 
reg a; 
 
always (negedge clk)...]]></description>
			<content:encoded><![CDATA[<div>Am bumping into a synthesis problem inside of an always construct.  Simplified code is<br />
<br />
reg true_or_false[0:9999];<br />
reg a;<br />
<br />
always (negedge clk)<br />
begin<br />
 if (a &lt;5000)<br />
     true_or_false[a] &lt;= 1<br />
 else if (a &lt; 10000)<br />
     true_or_false[a+5000] &lt;= 1<br />
end<br />
<br />
The error I get is &quot;Cannot convert all sets of registers into RAM megafunctions when creating nodes.  The resulting number of registers remaining in design exceeds the number of registers in device.....&quot;<br />
<br />
If I remove the if else construct, no allocations (register/memory/etc) are &gt; 30%.<br />
<br />
I'm quite sure I'm violating an HDL paradigm.  Could use a little guidance on why and thoughts on how I might implement it correctly.<br />
<br />
THNX,<br />
ME</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=4">FPGA, Hardcopy, and CPLD Discussion</category>
			<dc:creator>MarkEverly</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35898</guid>
		</item>
		<item>
			<title>Help starting out with Arria II GX Dev Board and SDI HSMC Daughter card</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35897&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 20:09:12 GMT</pubDate>
			<description>Can anyone point me in the right direction or give me some information about developing with the Arria II GX Development Kit and the SDI-HSMC...</description>
			<content:encoded><![CDATA[<div>Can anyone point me in the right direction or give me some information about developing with the Arria II GX Development Kit and the SDI-HSMC Daughter card?  Every thing I see on the internet has the Stratix IV board using the SDI-HSMC  daughter card and the DVI-HSMC daughter card with the Arria II board.<br />
<br />
Thanks,<br />
<br />
Taylor</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=2">General Altera Discussion</category>
			<dc:creator>tsprinkle</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35897</guid>
		</item>
		<item>
			<title>mSGDMA with different write clock and read clocks</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35896&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 17:44:20 GMT</pubDate>
			<description>Hi, 
 
I am using the modular SGDMA (mSGDMA) with the PCIe connected to DDR memories. NIOS processor programs the descriptors. I would like to use...</description>
			<content:encoded><![CDATA[<div>Hi,<br />
<br />
I am using the modular SGDMA (mSGDMA) with the PCIe connected to DDR memories. NIOS processor programs the descriptors. I would like to use different clocks for descriptor programming, for read side and for write side. Is this possible without modifying the mSGDMA source code? <br />
<br />
Thanks!</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=10">IP Discussion</category>
			<dc:creator>eldos</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35896</guid>
		</item>
		<item>
			<title>Terasic DE2-115 flash elf</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35895&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 17:37:10 GMT</pubDate>
			<description>Am using Quartus/Eclipse with DE2-115.  Can someone provide some guidance on how to compile NIOS based application developed under eclipse so it can...</description>
			<content:encoded><![CDATA[<div>Am using Quartus/Eclipse with DE2-115.  Can someone provide some guidance on how to compile NIOS based application developed under eclipse so it can be falshed as opposed to loading through the debugger each execution.<br />
<br />
Thnx<br />
ME</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=31">Development Kit Related</category>
			<dc:creator>MarkEverly</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35895</guid>
		</item>
		<item>
			<title>Terasic DE2-115 Flash programming</title>
			<link>http://www.alteraforum.com/forum/showthread.php?t=35894&amp;goto=newpost</link>
			<pubDate>Fri, 18 May 2012 17:24:48 GMT</pubDate>
			<description>Am using Quartus/Eclipse with DE2-115.  Can someone provide some guidance on how to compile NIOS based application developed under eclipse so it can...</description>
			<content:encoded><![CDATA[<div>Am using Quartus/Eclipse with DE2-115.  Can someone provide some guidance on how to compile NIOS based application developed under eclipse so it can be falshed as opposed to loading through the debugger each execution.<br />
<br />
Thnx<br />
ME</div>

]]></content:encoded>
			<category domain="http://www.alteraforum.com/forum/forumdisplay.php?f=31">Development Kit Related</category>
			<dc:creator>MarkEverly</dc:creator>
			<guid isPermaLink="true">http://www.alteraforum.com/forum/showthread.php?t=35894</guid>
		</item>
	</channel>
</rss>

